


Mid- sem Answer key

03 March 2024 12:58



Active high chip select (cs)

12 bits address

⇒ For starting address, I11 - I5 remains 0.

⇒ Four possible combinations

	I4	I3	I11 - I0	In decimal
X0	0	0	00000	0
X1	0	1	01000	8
X2	1	0	10000	16
X3	1	1	11000	24

⇒ (X0, X1, X2, X3) → (0, 8, 16, 24)

2. (a). 1. VRAMs generally have low latencies than DRAMs.

2. DRAMs have lower cost/bit than SRAMs.

3. SRAMs are better than DRAMs since DRAMs have to have their contents refreshed in order to store for long period of time.

(b) Cycle time = 64 nsec
Refresh rate = 100 times / msec
Time of one refresh = 100 nsec

$$\text{No. of refreshes } (10^{-3} \text{ sec}) = 100$$

$$\text{No. of refreshes } 1 \text{ sec} = \frac{100}{10^{-3}}$$

$$\text{No. of refreshes } 64 \text{ nsec} = \frac{100}{10^{-3}} \times 64 \times 10^{-9}$$

$$\begin{aligned} \text{Total time spent in refresh} &= 100 \text{ nsec} \times \frac{100}{10^{-3}} \times 64 \times 10^{-9} \\ &= 0.64 \text{ nsec} \end{aligned}$$

$$\begin{aligned} \text{\% of memory cycle time} \\ \text{used for refreshing} &= \frac{0.64 \text{ nsec}}{64 \text{ nsec}} \times 100 \\ &= 1\% \end{aligned}$$

3. (a) Given sequence of memory block references 0 5 3 9 7 0 16 55

4 sets

0	0
	16
1	5 9
2	
3	3 55 7

$$\text{Miss} \rightarrow 0 \% 4 \rightarrow 0$$

$$\text{Miss} \rightarrow 5 \% 4 \rightarrow 1$$

$$\text{Miss} \rightarrow 3 \% 4 \rightarrow 3$$

$$\text{Miss} \rightarrow 9 \% 4 \rightarrow 1$$

$$\text{Miss} \rightarrow 7 \% 4 \rightarrow 3$$

$$\text{Hit} \rightarrow 0 \rightarrow \text{LRU}$$

$$\text{Miss} \rightarrow 16 \% 4 \rightarrow 0$$

Mins $\rightarrow 55/104 \rightarrow 3$ (Replacing 3 as LRU replacement policy is used)

\Rightarrow The final sequence is

0, 16, 5, 9, 55, 7

(b) Spatial

(c) Lecture - 14



4.

Given, 32-bit virtual address, 20-bit physical address, and 4KB pages.

(a) Page table entry size?

Page size = 4KB

\Rightarrow 12 bits are required for offset.



Physical Page Number

$$8 \text{ bits} = 1 \text{ byte}$$

Or there are 2 extra bits also needed in general, so 10 bits = 2 bytes

\Rightarrow 1 byte / 2 byte

both answers are correct.

(b) Number of page table entries?

$$\text{Virtual address space} = 2^{32}$$

$$\text{Page size} = 4\text{KB} = 2^{12}$$

$$\Rightarrow \text{No of page table entries} = \frac{2^{32}}{2^{12}} = 2^{20}$$

(c) Storage required for the page table?

Each page table entry requires 1/2 bytes.

$$\begin{aligned} \Rightarrow \text{Total storage required} &= 1/2 \text{ bytes} \times 2^{20} \\ &= 2^{20} / 2^{21} \text{ bytes.} \end{aligned}$$

5.- Lecture -6

6.- Lecture -5