


# Lecture-6 (RISC and CISC)

29 January 2024 14:56


## Encoding of instructions :-

① Fixed-length instruction encoding.



[Every instruction is represented using same number of bytes.]

② Variable-length instruction encoding.



[different computer instructions is represented using different number of bytes.]

## Different real-life processors :-

① IBM 360/370 (1960-70)



② VAX-11/780 (1970-80)  
by DEC (Digital Equipment Corporation)





③ Intel x86 / Pentium (1985 - present)

④ MIPS (1980-90)

MIPS Technologies (US)

(MIPS32 : A case study)

⑤ SPARC (Scalable Processor ARChitecture)  
by Sun Microsystems



⑥ ARM Microcontroller



Apple A16 Bionic  
(ARM-based)

Google pixel →  
Qualcomm Snapdragon 821  
(ARM-based)

Two broad classification  
of instruction sets

① Complex Instruction  
Set Computer  
[CISC]

② Reduced Instruction  
Set Computer  
[RISC]

Set Computer  
[CISC]

Set Computer  
[RISC]

- Instruction sets are complex
- Large number of addressing modes (R-R, R-M, M, M, ..., etc.)
- special-purpose registers and flags.
- Variable-length instructions / complex instruction encoding.
- Instruction decoding more complex
- Control unit design complex
- Complex pipeline implementation.
- CISC Examples
  - ① IBM 360/370
  - ② VAX-11/780
  - ③ Intel x86/Pentium

Only CISC present today  
Because translation CISC → RISC

possible.

## ② Reduced Instruction Set Architecture (RISC)

→ Widely used today.

→ LOAD-STORE Architecture.

Only LOAD and STORE instructions access memory.

All other instructions operate on processor registers.

→ Efficient Pipelining  
simple architecture.

→ Fixed-length instruction encoding.

→ RISC examples

MIPS Family

SPARC

ARM

CISC ↔ RISC Conversion :-

CISC

→

RISC

SUB  $r_4, (r_1), (r_2)$

MUL  $r_7, r_4, r_6$

ST  $(r_6), r_7$

LOAD  $r_8, (r_1)$

LOAD  $r_9, (r_2)$


SUB  $r_4, r_8, r_9$

MUL  $r_7, r_4, r_6$


ST  $(r_6), r_7$

## CASE STUDY: MIPS32 Architecture


### ① MIPS32 Registers



General Purpose Registers



Special Purpose Registers




### ② MIPS32 Instruction Set (32 bits) Groups

- Load and Store
- Arithmetic and Logical


- Jump and Branch
  - Miscellaneous (conditional MOVE, NOP)
  - Coprocessor instruction (CPO, CPI, CP2, CP3)
- Virtual Memory /  
Exception Handling /  
Reserved for future.


### ③ MIPS 32 Programming



### ④ MIPS 32 Instruction Encoding

→ R-type (Register)






```

add $s1, $s2, $s3
sub $t1, $s3, $s4
sla $s1, $s2, 5

```


### ↳ I-type (Immediate)

contains 16-bit immediate data field.



```
addi $t0, $s1, 188
```

### ↳ J-type (Jump)



i Label

j Label

## ⑤ Addressing Modes in MIPS32

→ Register addressing

→ Immediate addressing

→ Index Addressing

→ Relative Addressing (16-bit offset + PC)