

Data Hazards:-

Data Hazards :-

Occurs due to data dependencies between instructions that are various stages of execution in the pipeline.

	Clock cycle									
	1	2	3	4	5	6	7	8	9	10
ADD EAX, EBX	FI	DI	FO	EI	WO					
SUB ECX, EAX		FI	DI	X/Idle		FO	EI	WO		
13			FI	X/X		DI	FO	EI	WO	
14				X/X		FI	DI	FO	EI	WO

Figure 14.16 Example of Data Hazard

SUB instⁿ can fetch wrong value of EAX without "stall cycle".


In-order pipeline :-

A preceding instⁿ is always ahead of a succeeding instⁿ.

Out-of-order pipeline :-

(Modern Processors)

It is possible for later instructions to execute before earlier instructions.



[1]: add r1, r2, r3
[2]: sub r3, r1, r4
[3]: mul r5, r8, r9

[1]: add r1, r2, r3
[2]: sub r1, r4, r3
instⁿ [2] cannot write the value of r1 before instⁿ [1] writes to it.

[1]: add r1, r2, r3
[2]: add r2, r5, r6
instⁿ [2] cannot write the value of r2 before instⁿ [1] read it.

Solutions :-

① Data Forwarding :-
/ bypassing

By using additional hardware, the data required can be forwarded as soon as they are computed, instead of waiting for the result to be written into the register.

Inst ⁿ	1	2	3	4	5	6
ADD R2, R5, R8	FI	DI	FO	EI	WO	
SUB R9, R2, R6		FI	DI	FO	EI	WO

R2 written here (pointing to cycle 5 of ADD)

R2 read here (pointing to cycle 3 of SUB)

A naive solution:-

Inst ⁿ	1	2	3	4	5	6	7	8
ADD R2, R5, R8	FI	DI	FO	EI	WO			
SUB R9, R2, R6		FI	DI	STALL	STALL	DI	FO	EI
Next Inst ⁿ			FI	STALL	STALL	FI	DI	EI
Next Inst ⁿ				STALL	STALL		FI	DI
Next Inst ⁿ				STALL	STALL			FI

"3 clock cycles wasted"

Data forwarding:- using additional h/w forward the data / bypassing from ALU as soon as it is computing

Inst ⁿ	1	2	3	4	5	6	7	8	9
① ADD R4, R5, R6	FI	DI	FO	EI	WO				
② SUB R3, R4, R8		FI	DI	FO	EI	WO			
③ ADD R7, R2, R4			FI	DI	FO	EI	WO		
④ AND R9, R4, R10				FI	DI	FO	EI	WO	
⑤ OR R11, R4, R5					FI	DI	FO	EI	WO

Data Flow (pointing to cycle 4 of SUB)

Concurrent Register Access (pointing to cycle 5 of AND)

Solution:-

Data Forwarding

Using additional hardware forward the result directly from the output of the ALU to the input registers of the next instruction.

Solution:-


Concurrent Register Access

Splitting a cycle into two halves

(register write in first half clock cycle, register read in second half clock cycle)

Control Hazard:-

Arises because of branch instructions being executed in a pipeline.
 → can cause greater performance loss than data hazards.



Dealing with branches:-

- ① Multiple streams
- ② Prefetch Branch Target
- ③ Loop Buffer
- ④ Branch Prediction
- ⑤ Delayed Branch

Reading exercise :- Page 509-515

Computer Organization and Architecture,
 William Stallings
 (10th Edition)