


Hazards :- Situations that prevent a pipeline from operating at its maximum possible clock speed.

→ Prevents some instructions from executing during its designated clock cycle.

Types of hazards



Structural Hazard :-

When two or more instructions that are already in the pipeline need the same resource.

Example :-

Ideal Pipelining :->

	Clock cycle								
Instruction	1	2	3	4	5	6	7	8	9
I1	FI	DI	FO	EI	WO				
I2		FI	DI	FO	EI	WO			
I3			FI	DI	FO	EI	WO		
I4				FI	DI	FO	EI	WO	

(a) Five-stage pipeline, ideal case

Memory has a single port
 I1 is in memory

	Clock cycle								
Instruction	1	2	3	4	5	6	7	8	9
I1	FI	DI	FO	EI	WO				
I2		FI	DI	FO	EI	WO			
I3			FI	DI	FO	EI	WO		
I4				FI	DI	FO	EI	WO	

(b) I1 source operand in memory

Can insert "stall cycles" in the pipeline.

$$\text{Speed-up, } S_k = \frac{T_{k,n}}{T_{k,1}} = \frac{T_{NP}}{T_P} = \frac{CPI_{NP} \times C_{NP}}{CPI_P \times C_P} = \frac{C_{NP}}{C_P} \times \frac{CPI_{NP}}{CPI_P}$$

CPI → Cycles per instⁿ

C → Clock cycle Time

$$\text{Speed-up, } S_k = \frac{C_{NP}}{C_P} \times \frac{CPI_{NP}}{CPI_P} \quad \text{--- (1)}$$

Through pipelining we are reducing CPI or C.

Ideal CPI of an n stage pipeline can be written as,

$$CPI_{NP} = \text{Ideal CPI} \times \text{Pipeline Depth}$$

$$\text{Ideal CPI} = \frac{CPI_{NP}}{\text{Pipeline Depth}}$$

$$\text{Speed Up} = \frac{C_{NP}}{C_P} \times \frac{\text{Ideal CPI} \times \text{Pipeline Depth}}{CPI_P}$$

$$CPI_P = \text{Ideal CPI} + (\text{Pipeline Stall Cycles per Inst}^n)$$

$$\text{Speed Up} = \frac{C_{NP}}{C_P} \times \frac{\text{Ideal CPI} \times \text{Pipeline Depth}}{\text{Ideal CPI} + \text{average pipeline stall cycles / inst}^n}$$

$$\text{Let } C_{NP} = C_P$$

i.e. ignoring the increase in clock cycle time.

$$\text{Speed Up} = \frac{\text{Ideal CPI} \times \text{Pipeline Depth}}{\text{Ideal CPI} + \text{Pipeline stall cycles / instruction}}$$

Example :-

Q:- The ideal CPI of a pipeline is 1.3. Consider there is a structural hazard in which data references constitute 35% of the instructions.

How much faster is the ideal machine without the memory structural hazard, vs machine with the hazard?


$$\text{Speed Up} = \frac{\text{Ideal CPI} \times \text{Pipeline Depth}}{\text{Ideal CPI} + \text{Pipeline stall cycles / instruction}}$$

$$\text{Speed Up}_{\text{ideal}} = \frac{1.3 \times \text{Pipeline Depth}}{1.3 + 0}$$

$$\text{Speed Up}_{\text{real}} = \frac{1.3 \times \text{Pipeline Depth}}{1.3 + 0.35 \times 1}$$

$$\frac{\text{Speed Up}_{\text{ideal}}}{\text{Speed Up}_{\text{real}}} = \frac{1.65}{1.35} = 1.27$$

Memory Structural Hazard is quite frequent.
 ⇒ Makes use of separate instruction and data caches in the first level



Data Hazards :-

Occurs due to data dependencies between instructions that are various stages of execution in the pipeline.

	Clock cycle									
	1	2	3	4	5	6	7	8	9	10
ADD EAX, EBX	FI	DI	FO	EI	WO					
SUB ECX, EAX		FI	DI	Idle		FO	EI	WO		
I3			FI	X/X		DI	FO	EI	WO	
I4				X/X		FI	DI	FO	EI	WO

Figure 14.16 Example of Data Hazard

SUB instⁿ can fetch wrong value of EAX without "stall cycle".
 naive way

How to reduce the number of stall cycles?



Control Hazard :-

Arises because of branch instructions being executed in a pipeline.

→ Can cause greater performance loss than data hazards.

	Time →							← Branch penalty						
	1	2	3	4	5	6	7	8	9	10	11	12	13	14
Instruction 1	FI	DI	CO	FO	EI	WO								
Instruction 2		FI	DI	CO	FO	EI	WO							
Instruction 3			FI	DI	CO	FO	EI	WO						
Instruction 4				FI	DI	CO	FO	X	X					
Instruction 5					FI	DI	CO	X	X	X				
Instruction 6						FI	DI	X	X	X	X	X		
Instruction 7							FI	X	X	X	X	X	X	
Instruction 15								FI	DI	CO	FO	EI	WO	
Instruction 16									FI	DI	CO	FO	EI	WO

Figure 14.11 The Effect of a Conditional Branch on Instruction Pipeline Operation

How to reduce the branch penalty?