

### Basic Instruction Cycle:-





Figure 3.3 Basic Instruction Cycle

- ① At the beginning, the processor fetches an instruction from memory.  
PC (Program Counter) hold the address of the inst<sup>n</sup> to be fetched next.
- ② The fetched inst<sup>n</sup> is loaded into a register in the processor (Inst<sup>n</sup> Register IR).  
↳ contains bits that specify the action the processor has to take.

### ③ Processor operations



Consider,





Figure 3.4 Characteristics of a Hypothetical Machine

Example program execution,



$$\text{add}(940) + \text{add}(941) = \text{store}(941)$$

Figure 3.5 Example of Program Execution (contents of memory and registers in hexadecimal)

Adds the contents of address 940 to address 941. and stores the results in 941. using 3 fetches and 3 execute cycles

State diagram of a detailed instruction cycle:-




Figure 3.6 Instruction Cycle State Diagram

For any inst<sup>n</sup> cycle, some states may be null and others may be visited more than once.

Instruction pipelining:-

Let 2 stage inst<sup>n</sup> pipeline:-



(a) Simplified view






Figure 14.9 Two-Stage Instruction Pipeline

To gain further speedup, the pipeline must have more stages.

- ① Fetch Inst<sup>n</sup> (FI) : read the next expected inst<sup>n</sup> into a register.
- ② Decode Inst<sup>n</sup> (DI) : determine opcode & operand specifiers.
- ③ Calculate Operands (CO) : calculate effective address of each source operand.  
indirect, register indirect, etc.
- ④ Fetch Operands (FO) : fetch each operand from memory.
- ⑤ Execute Inst<sup>n</sup> (EI) : perform indicated operation and store the result.
- ⑥ Write Operand (WO) : store the result in memory

For the sake of illustration, let stages take equal duration.

	Time													
	1	2	3	4	5	6	7	8	9	10	11	12	13	14
Instruction 1	FI	DI	CO	FO	EI	WO								
Instruction 2		FI	DI	CO	FO	EI	WO							
Instruction 3			FI	DI	CO	FO	EI	WO						
Instruction 4				FI	DI	CO	FO	EI	WO					
Instruction 5					FI	DI	CO	FO	EI	WO				
Instruction 6						FI	DI	CO	FO	EI	WO			
Instruction 7							FI	DI	CO	FO	EI	WO		
Instruction 8								FI	DI	CO	FO	EI	WO	
Instruction 9									FI	DI	CO	FO	EI	WO

Figure 14.10 Timing Diagram for Instruction Pipeline Operation

Without pipelining  $6 \times 9 = 54$  time units  
 With pipelining 14 time units.

Various factors : —

- ① six stages are unequal duration.
- ② each instruction does not goes through all six stages.

- ③ Memory conflicts <sup>(eg. LD) (WO)</sup> → FI, FO, WO involves memory access. Cannot access simultaneously.
- ④ Conditional branch instructions.

Let inst<sup>n</sup> 3 is a conditional branch to inst<sup>n</sup> 15.




Figure 14.11 The Effect of a Conditional Branch on Instruction Pipeline Operation

Pipelining logic accounting for branches and interrupts




Figure 14.12 Six-Stage CPU Instruction Pipeline

The pipelining is a powerful technique for enhancing

performance but requires careful design to achieve optimum results with reasonable complexity.

"Pipelining Hazards"