


## Memory Interfacing :-


Interfacing more memory modules with the processor.

Questions :-

1. How address and data lines connected to memory module?
2. How address is decoded?
3. Distribution of memory addresses?
4. Speed up of data transfer rate b/w processor and memory.




Chip Select (CS) :- Required when there are multiple modules of memory.



⇒ How many  $128 \times 8$  RAM Chips are needed to provide a memory capacity of  $2048 \times 8$  ?

$$\frac{2048 \times 8}{128 \times 8} = 16$$


$$2048 = 2^{11} \quad \text{11 address bits}$$



⇒ How many  $128 \times 8$  RAM chips are

required to provide a memory capacity of  $2048 \times 16$  ?

Interface for multiple chips to the processor.



Addresses

|                |   |    |         |        |
|----------------|---|----|---------|--------|
| M <sub>0</sub> | → | 00 | xxxxxxx | -----x |
| M <sub>1</sub> | → | 01 | xxxxxxx | -----x |
| M <sub>2</sub> | → | 10 | xxxxxxx | -----x |
| M <sub>3</sub> | → | 11 | xxxxxxx | -----x |

30 bits

What is the range of addresses for M<sub>0</sub>, M<sub>1</sub>, M<sub>2</sub>, M<sub>3</sub> ?

Memory latency and bandwidth :-

① Let latency  $L = 20 \text{ ns}$  per 32-bit word.  
bandwidth (Bw) ?

Max bytes can be transferred per unit time.

$$\text{Bw} = \frac{32}{20 \times 10^{-9}} = \text{--- Mbytes/sec}$$